The electrical characteristics of a transistor on a transferred silicon ribbon are demonstrated. The process temperature is limited to 200°C for potential use on plastic sheets. Additional hydrogen annealing reduces the threshold voltage and improves the transistor properties. A high mobility of around 160 cm 2 /V s, with a high on/off ratio and an off current of as low as Ͻ10 11 A, is achieved. The flexibility of the device is evaluated after applying stress in the bended condition. 11 developed a transfer technique where after the doping process, a single crystalline silicon active layer can be transferred onto the plastic sheet from the silicon-on-insulator ͑SOI͒ wafers, which is quite attractive for a high performance transistor.
Electronic devices on a flexible plastic substrate soon have a market potential in the form of flexible displays, radio frequency identification tags, solar cells, and various biosystems. 1, 2 Many organic semiconductors, 3, 4 oxide semiconductors, 5, 6 and amorphous and polysilicon 7, 8 have been used as an active semiconductor layer for a flexible device application. But due to their intrinsic limitations, it is not possible to obtain high performance devices. Hence, there is no alternative but to use a single-crystal semiconductor as an active layer. Mietl et al., 9 Menard et al., 10 and Ahn et al. 11 developed a transfer technique where after the doping process, a single crystalline silicon active layer can be transferred onto the plastic sheet from the silicon-on-insulator ͑SOI͒ wafers, which is quite attractive for a high performance transistor.
The dielectric grown at low temperatures on the plastic sheets contains many defect sites and interface dangling bonds. 12, 13 To improve the device properties, successful defect passivation is absolutely necessary. Hydrogen ͑H 2 ͒ passivates the defect sites far more effectively, especially near the interface region. 14, 15 Some studies also show effective passivation even at relatively lower temperatures. [16] [17] [18] In this study, transistor properties with an aluminum oxide ͑Al 2 O 3 ͒ gate dielectric and platinum ͑Pt͒ as a gate electrode are presented. Properties in the bended condition are also reported.
After defining the doping region on the SOI wafer, the phosphorous spin-on-dopant ͑P509͒ was used for convenience. 19 The doping concentration was measured to be 2 ϫ 10 18 cm −3 after activation annealing at 950°C. After etching the underneath SiO 2 layer, 290 nm of the top Si layer can be transferred onto the polyimide ͑PI͒ sheet via the poly͑dimethylsiloxane͒ stamping process. A detailed transfer process has been described elsewhere. 11 After the transfer process, Al 2 O 3 was deposited as a gate dielectric in a plasmaenhanced atomic layer deposition chamber at 200°C. The thickness of the dielectric was ϳ77 nm and that of the dielectric constant was 7.8 nm. After the source-drain gate patterning, platinum of ϳ100 nm thickness was deposited as an electrode, and a lift-off process was adopted. Figure 1a shows the schematic cross-sectional view of the top-gate device structure on the PI sheet. The device width was 200 m with the channel length varied from 10 to 20 m. To improve the contact between the metal and sourcedrain, a forming gas annealing ͑FGA͒ process ͑H 2 = 3 wt % and the rest is N 2 ͒ was performed at 200°C at 1 atm pressure for 1 h. Consequently, high pressure pure H 2 annealing ͑HPHA, 20 atm, 99.99%͒ was also performed at 200°C. A computer-controlled bending test module was used for the bending test of the PI sheet. Figure 1b shows the device at a compressive stress condition on the bending stage. Figure 1c shows the transfer ͑I d -V g ͒ characteristic of the as-deposited sample both in the linear and log scale. The I d -V g curve shows the typical n-type transistor with an enhancement mode of operation. The linear scale shows the threshold voltage ͑V th ͒ of +10.8 V, which is quite high, indicating many charges and defects at the dielectric and interfaces. To reduce V th and improve the interface, an additional annealing step in forming gas and H 2 was performed. The transfer curve is shown in Fig. 2a , in both the linear and log scale ͑the inset͒. As indicated by the arrows, V th significantly reduced to 2.2 V after FGA and to 0.5 V after HPHA. The off current reduced to below 10 −11 A with little change in the on current. The result can be related to the better contact between the metal and the dielectric and also the defect passivation by H 2 near the interface and bulk oxide. Figure 2b compares the transconductance values between both the as-deposited and FGA samples. After FGA, the g m peak value increased from 8 to 20 S. The corresponding effective peak mobilities for the FGA sample and the as-deposited sample are 160 and 133 cm 2 /V s, respectively. Figure 3 compares the output characteristics. The current increases significantly after FGA.
We measured the total resistance of our device from the output curve at different channel lengths. The total resistance can be considered to be a contribution of the channel resistance and contact z E-mail: musarrat@etri.re.kr; ahnj@skku.edu resistance. We can separate the contact resistance by plotting the total resistance at different channel lengths ͑inset of Fig. 3a͒ . From the figure we can conclude that the contact resistance of the device was improved by FGA but it cannot be responsible for the large V th shift alone. Further improvement can be caused by the defect passivation in both the interface and bulk sites after H 2 annealing even though the annealing temperature is quite low compared to that of the conventional method. Next, the flexibility of the device was tested at different bending radii ͑R c ͒. The ratio of the device mobility before and after bending against the bending radius and the corresponding strain values is plotted in Fig. 4a for each of the three devices and their averages. Very little degradation of mobility has been observed at R c = 0.271 mm corresponding to Ͻ0.3% strain. Figure 4b shows the fatigue test after several cycles of bending at a bending radius of 3 mm ͑compressive stress͒.
In conclusion, a flexible transistor device with excellent flexibility has been demonstrated to have high mobility and low threshold voltage. Low off current, high on-off ratio, and high mobility have been achieved. The exact mechanism for improved device performance after annealing requires a much more detailed study, but better contact resistance and dielectric quality are responsible for better device properties. Additional H 2 annealing is very promising for future flexible device application. 
